Biblio

Export 169 results:
[ Author(Asc)] Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
O
C. - K. Ong, Hong, D., Cheng, K. - T. Tim, and Wang, L. - C., A clock-less jitter spectral analysis technique, Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 55, pp. 2263–2272, 2008.
M
S. Mirzaeian, Zheng, F., and Cheng, K. - T. Tim, RTL error diagnosis using a word-level SAT-solver, in Test Conference, 2008. ITC 2008. IEEE International, 2008.
L
F. Lu and Cheng, K. - T. Tim, SEChecker: A Sequential Equivalence Checking Framework Based on th Invariants, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 17, pp. 733–746, 2009.
F. Lu and Cheng, K. - T. Tim, Sequential equivalence checking based on K-th invariants and circuit SAT solving, in High-Level Design Validation and Test Workshop, 2005. Tenth IEEE International, 2005, pp. 45–51.
F. Lu and Cheng, K. - T. Tim, IChecker: An efficient checker for inductive invariants, in High-Level Design Validation and Test Workshop, 2006. Eleventh Annual IEEE International, 2006.
F. Lu, Iyer, M. K., Parthasarathy, G., Wang, L. - C., Cheng, K. - T. Tim, and Chen, K. - C., An efficient sequential SAT solver with improved search strategies, in Proceedings of the conference on Design, Automation and Test in Europe-Volume 2, 2005, pp. 1102–1107.
C. - M. Lo, Huang, T. - C. Jim, Chiang, C. - Y., Hou, J., and Cheng, K. - T. Tim, A Portable Multi-pitch e-Drum Based on Printed Flexible Pressure Sensors, in Proceedings of the Conference on Design, Automation and Test in Europe, 3001 Leuven, Belgium, Belgium, 2010.
P. Lisherness, Lesperance, N., and Cheng, K. - T. Tim, Mutation analysis with coverage discounting, in Design, Automation Test in Europe Conference (DATE), 2013.PDF icon DATE13.pdf (167.64 KB)
P. Lisherness and Cheng, K. - T. Tim, SCEMIT: A SystemC error and mutation injection tool, in Design Automation Conference (DAC), 2010 47th ACM/IEEE, 2010.
P. Lisherness and Cheng, K. - T. Tim, Coverage discounting: A generalized approach for testbench qualification, in High Level Design Validation and Test Workshop (HLDVT), 2011 IEEE International, 2011.
P. Lisherness and Cheng, K. - T. Tim, Improving validation coverage metrics to account for limited observability, in Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific, 2012.
P. Lisherness and Cheng, K. - T. Tim, An instrumented observability coverage method for system validation, in High Level Design Validation and Test Workshop, 2009. HLDVT 2009. IEEE International, 2009.
Y. - C. Lin, Lu, F., and Cheng, K. - T. Tim, Accurate diagnosis of multiple faults, in Computer Design: VLSI in Computers and Processors, 2005. ICCD 2005. Proceedings. 2005 IEEE International Conference on, 2005, pp. 153–156.
M. Lin, Cheng, K. - T. Tim, Hsu, J., Sun, M. C., Chen, J., and Lu, S., Production-oriented interface testing for PCI-Express by enhanced loop-back technique, in Test Conference, 2005. Proceedings. ITC 2005. IEEE International, 2005, p. 10–pp.
F. Lin, Hsu, C. - K., and Cheng, K. - T. Tim, Feature engineering with canonical analysis for effective statistical tests screening test escapes, in Test Conference (ITC), 2014 IEEE International, 2014.PDF icon itc14.pdf (4.28 MB)
F. Lin and Cheng, K. - T. Tim, An Artificial Neural Network Approach for Screening Test Escapes, Asia and South Pacific Design Automation Conference (ASP-DAC). Chiba/Tokyo, Japan, 2017.PDF icon aspdac17.pdf (810.67 KB)
Y. - C. Lin and Cheng, K. - T. Tim, Multiple-fault diagnosis based on single-fault activation and single-output observation, in Design, Automation and Test in Europe, 2006. DATE'06. Proceedings, 2006, vol. 1, pp. 1–6.
F. Lin, Hsu, C. - K., and Cheng, K. - T. Tim, Learning from Production Test Data: Correlation Exploration and Feature Engineering, in Test Symposium (ATS), 2014 IEEE 23rd Asian, 2014.PDF icon ats14.pdf (2.45 MB)

Pages