Biblio

Export 14 results:
[ Author(Asc)] Year
Filters: First Letter Of Last Name is S  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
S
L. Shao, Chu, T. - Y., Tao, Y., and Cheng, K. - T. Tim, “Fully Printed Organic Pseudo-CMOS Circuits for Sensing Applications”, in 1st IEEE International Flexible Electronics Technology Conference (IFETC), Ottawa, Canada, 2018.PDF icon 2018IEEE-IFETC-Final.pdf (1.08 MB)
L. Shao, Lei, T., Huang, T. - C. Jim, Li, S., Chu, T. - Y., Wong, M., Beausoleil, R. G., Bao, Z., and Cheng, K. - T. Tim, “Compact Modeling of Thin Film Transistors for Flexible Hybrid IoT Design”, IEEE Design & Test, no. Special Issue: Circuits and Systems for VLSI Internet-of-Things (IoT) Devices, 2019.PDF icon IEEED&T.pdf (2.79 MB)
L. Shao, Li, S., Lei, T., Huang, T. - C. Jim, Beausoleil, R. G., Bao, Z., and Cheng, K. - T. Tim, “Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing”, in 56th Design Automation Conference, 2019.PDF icon DAC_ACM.pdf (3.68 MB)
L. Shao, Lei, T., Huang, T. - C. Jim, Bao, Z., and Cheng, K. - T. Tim, “Robust Design of Large Area Flexible Electronics via Compressed Sensing”, in 57th Design Automation Conference (DAC), 2020.PDF icon DAC_2020 (3).pdf (6.24 MB)
L. Shao, Huang, T. - C. Jim, Lei, T., Bao, Z., Beausoleil, R. G., and Cheng, K. - T. Tim, “Compact Modeling of Carbon Nanotube Thin Film Transistors for Flexible Circuit Design”, in Design, Automation and Test in Europe (DATE), Best Paper Award Nominations , Dresden, Germany, 2018.PDF icon DATE_CNTTFT2018.pdf (2.1 MB)
L. Shao, Huang, T. - C. Jim, Lei, T., Bao, Z., Beausoleil, R. G., and Cheng, K. - T. Tim, “Process Design Kit for Flexible Hybrid Electronics”, in in 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), (Invited Paper), 2018.PDF icon aspdac_pdk_for_FHE2018.pdf (1.38 MB)
S. Shamshiri, Ghofrani, A., and Cheng, K. - T. Tim, “End-to-end error correction and online diagnosis for on-chip networks”, in Test Conference (ITC), 2011 IEEE International, 2011.PDF icon ITC11.pdf (502.59 KB)
S. Shamshiri and Cheng, K. - T. Tim, “Modeling yield, cost, and quality of a spare-enhanced multicore chip”, Computers, IEEE Transactions on, vol. 60, pp. 1246–1259, 2011.
S. Shamshiri and Cheng, K. - T. Tim, “Modeling yield, cost, and quality of an NoC with uniformly and non-uniformly distributed redundancy”, in VLSI Test Symposium (VTS), 2010 28th, 2010.
S. Shamshiri and Cheng, K. - T. Tim, “Error-locality-aware linear coding to correct multi-bit upsets in SRAMs”, in Test Conference (ITC), 2010 IEEE International, 2010.
S. Shamshiri and Cheng, K. - T. Tim, “Yield and cost analysis of a reliable NoC”, in VLSI Test Symposium, 2009. VTS'09. 27th IEEE, 2009.
S. Shamshiri, Lisherness, P., Pan, S. - J., and Cheng, K. - T. Tim, “A cost analysis framework for multi-core systems with spares”, in Test Conference, 2008. ITC 2008. IEEE International, 2008.
A. M. Seyedi, Wu, R., Chen, C. - H., Fiorentino, M., and Beausoleil, R. G., “15 Gb/s Transmission with Wide-FSR Carrier Injection Ring Modulator for Tb/s Optical Links”, in Conference on Lasers and Electro-Optics (CLEO), San Jose, CA, 2016.PDF icon Seyedi et al. - Unknown - 15 Gb s Transmission with Wide-FSR Carrier Injection Ring Modulator for Tb s Optical Links.pdf (2.32 MB)
I. San, Fern, N., Koc, C. Kaya, and Cheng, K. - T. Tim, “Trojans Modifying Soft-Processor Instruction Sequences Embedded in FPGA Bitstreams”, in Proceedings of the 26th International Conference on Field-Programmable Logic and Applications (FPL), 2016.PDF icon FPL16.pdf (170.74 KB)