On error modeling of electrical bugs for post-silicon timing validation

M. Gao, Lisherness, P., Cheng, K. - T. Tim, and Liou, J. - J., On error modeling of electrical bugs for post-silicon timing validation, in Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific, 2012.