Bit-error rate estimation for bang-bang clock and data recovery circuit in high-speed serial links