Skip to main content
UCSB SoC Design and Test Lab
Search form
Search
Main menu
Home
Members
Publications
Courses
Current Projects
You are here
Home
A Low-Power Hybrid Reconfigurable Architecture For Resistive Random-Access Memories
Submitted by
Miguel Lastras
on Wed, 06/22/2016 - 23:12
M. Angel Lastras-Montano
,
Ghofrani, A.
, and
Cheng, K. - T. Tim
,
“
A Low-Power Hybrid Reconfigurable Architecture For Resistive Random-Access Memories
”
, in
International Symposium on High-Performance Computer Architecture (HPCA)
, Barcelona, Spain, 2016.
PDF:
HPCA16_1.pdf
Google Scholar
BibTeX