Skip to main content
UCSB SoC Design and Test Lab
Search form
Search
Main menu
Home
Members
Publications
Courses
Current Projects
You are here
Home
Bit error rate estimation for improving jitter testing of high-speed serial links
Submitted by
superuser
on Mon, 04/06/2015 - 21:42
D. Hong
and
Cheng, K. - T. Tim
,
“
Bit error rate estimation for improving jitter testing of high-speed serial links
”
, in
Test Conference, 2006. ITC'06. IEEE International
, 2006.
Google Scholar
BibTeX